

HD44105

(Dot Matrix Liquid Crystal Graphic Display Common Driver)

Description

The HD44105H is a common signal driver for LCD dot matrix graphic display systems. It generates the timing signals required for display with its internal oscillator and supplies them to the column driver (HD44102H) to control display, also automatically scanning the common signals of the liquid crystal according to the display duty cycle. It can select 7 types of display duty cycle 1/8, 1/12, 1/16, 1/24, 1/32, 1/48, and 1/64. It provides 32 driver output lines and the impedance is low (1 k Ω max) enough to drive a large screen.

Features

- Dot matrix graphic display common driver including the timing generation circuit
- Internal oscillator (Oscillation frequency is selectable by attaching an oscillation resistor and an oscillation capacitor)
- Generates display timing signals
- 32-bit bidirectional shift register for generating common signals
- 32 liquid crystal driver circuits with low impedance
- Selectable display duty ratio: 1/8, 1/12, 1/16, 1/24, 1/32, 1/48, 1/64
- Low power dissipation
- Power supplies: $V_{CC} = +5\text{ V} \pm 10\%$
 $V_{EE} = 0\text{ to }-5.5\text{ V}$
- CMOS process

Ordering Information

Type No.	Package
HD44105H	60-pin plastic QFP(FP-60)
HD44105D	Chip

Absolute Maximum Rating (Ta =25°C)

Item	Symbol	Ratings	Unit	Note
Supply voltage (1)	V_{CC}	-0.3 to +7.0	V	1
Supply voltage (2)	V_{EE}	$V_{CC} - 13.5$ to $V_{CC} + 0.3$	V	
Terminal voltage (1)	V_{T1}	-0.3 to $V_{CC} + 0.3$	V	1, 2
Terminal voltage (2)	V_{T2}	$V_{EE} - 0.3$ to $V_{CC} + 0.3$	V	3
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	Tstg	-55 to +125	°C	


- Notes: 1. Referred to GND = 0 V.
 2. Applied to input terminals (except for V1, V2, V5, and V6) and I/O common terminals.
 3. Applied to terminals V1, V2, V5, and V6. Connect a protection resistor of $47\ \Omega \pm 10\%$ to each terminal in series.

HITACHI


4496204 0046315 799

519

Pin Arrangement



Block Diagram



HITACHI

4496204 0046317 561

HD44105


Electrical Characteristics

(Note 4)

($V_{CC} = +5\text{ V} \pm 10\%$, $GND = 0\text{ V}$, $V_{EE} = 0\text{ to } -5.5\text{ V}$, $T_a = -20\text{ to } +75^\circ\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Note
Input high voltage	V_{IH}	$0.7 \times V_{CC}$	—	V_{CC}	V		5
Input low voltage	V_{IL}	0	—	$0.3 \times V_{CC}$	V		5
Output high voltage	V_{OH}	$V_{CC} - 0.4$	—	—	V	$I_{OH} = -400\ \mu\text{A}$	6
Output low voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 400\ \mu\text{A}$	6
Vi-Xj On resistance	R_{ON}	—	—	1000	Ω	$V_{EE} = -5\text{ V} \pm 10\%$, Load current $\pm 15\ \mu\text{A}$	
Input leakage current (1)	I_{IL1}	-1	—	1	μA	$V_{IN} = V_{CC}\text{ to GND}$	7
Input leakage current (2)	I_{IL2}	-5	—	5	μA	$V_{IN} = V_{CC}\text{ to } V_{EE}$	8
Shift frequency	F_{SFT}	—	—	50	kHz	In slave mode	9
Oscillation frequency	f_{OSC}	300	430	560	kHz	$R_f = 68\ \text{k}\Omega \pm 2\%$, $C_f = 10\ \text{pF} \pm 5\%$	10
External clock operating frequency	f_{CP}	50	—	560	kHz		11
External clock duty cycle	Duty	45	50	55	%		11
External clock rise time	t_{rCP}	—	—	50	ns		11
External clock fall time	t_{fCP}	—	—	50	ns		11
Dissipation power (Master)	P_{W1}	—	—	4.4	mW	CR oscillation, 430 kHz	12
Dissipation power (Slave)	P_{W2}	—	—	1.1	mW	Frame 70 kHz	13


- Notes:
- Specified within this range unless otherwise noted.
 - Applied to CR, FS1, FS2, DS1 to DS3, M, SHL, M/S, CL, DR, DL, and \overline{STB} .
 - Applied to DL, DR, M, FRM, CL, $\phi 1$, and $\phi 2$.
 - Applied to input terminals CR, FS1, FS2, DS1 to DS3, SHL, M/S, and \overline{STB} and I/O common terminals DL, DR, M, and CL at high impedance.
 - Applied to V1, V2, V5, and V6.
 - Shift operation timing.




	Min	Typ	Max	Unit
t_{su}	5	—	—	μs
t_H	5	—	—	μs
t_r	—	—	100	ns
t_f	—	—	100	ns

Notes: 10. Relation between oscillation frequency and R_f , C_f .


Connection



The values of R_f and C_f are typical values. The oscillation frequency varies with the mounting condition. Adjust oscillation frequency to a required value.



11.



- 12. Measured by V_{cc} terminal at output non-load of $R_f = 68 k\Omega \pm 2\%$ and $C_f = 10 pF \pm 5\%$, and 1/32 duty cycle in the master mode. Input terminals are connected to V_{cc} or GND.
- 13. Measured by V_{cc} terminal at output non-load, 1/32 duty cycle, and frame frequency of 70 Hz in the slave mode. Input terminals are connected to V_{cc} or GND.

HD44105

Pin Description

Pin Name	Pin Number	I/O	Function																																				
X1-X32	32	O	Liquid crystal display driver output. Relation among output level, M, and data (D) in shift register.																																				
<p>The diagram shows two digital signals, M and D, and their relationship to output levels. M is high for the first two clock cycles and low for the next two. D is high for the first and third cycles, and low for the second and fourth. Below, four output level pulses are shown, labeled V2, V6, V1, and V5, which correspond to the data bits in the D signal during the high periods of M.</p>																																							
CR, R, C	3		Oscillator.																																				
<p>The diagram shows a simple RC oscillator circuit. A resistor labeled Rf is connected between pins R and CR. A capacitor labeled Cf is connected between pins CR and C.</p>																																							
M	1	I/O	Signal for converting liquid crystal display driver signal into AC. Master: Output terminal Slave: Input terminal																																				
CL	1	I/O	Shift register shift clock. Master: Output terminal Slave: Input terminal																																				
FFM	1	O	Frame signal, Display synchronous signal.																																				
DS1-DS3	3	I	Display duty ratio select.																																				
<table border="1"> <thead> <tr> <th>Display Duty Ratio</th> <th>1/8</th> <th>1/16</th> <th>1/32</th> <th>1/64</th> <th>-</th> <th>1/12</th> <th>1/24</th> <th>1/48</th> </tr> </thead> <tbody> <tr> <td>DS1</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>DS2</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>DS3</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>				Display Duty Ratio	1/8	1/16	1/32	1/64	-	1/12	1/24	1/48	DS1	L	L	H	H	L	L	H	H	DS2	L	H	L	H	L	H	L	H	DS3	L	L	L	L	H	H	H	H
Display Duty Ratio	1/8	1/16	1/32	1/64	-	1/12	1/24	1/48																															
DS1	L	L	H	H	L	L	H	H																															
DS2	L	H	L	H	L	H	L	H																															
DS3	L	L	L	L	H	H	H	H																															
FS1-FS2	2	1	Selects frequency. The relation between the frame frequency f_{FRM} and the oscillation frequency f_{OSC} is as follows:																																				
<table border="1"> <thead> <tr> <th>FS1</th> <th>FS2</th> <th>f_{OSC}(kHz)</th> <th>f_{FRM}(Hz)</th> <th>f_M(Hz)</th> <th>f_{CP}(kHz)</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>107.5</td> <td>70</td> <td>35</td> <td>53.8</td> </tr> <tr> <td>H</td> <td>L</td> <td>107.5</td> <td>70</td> <td>35</td> <td>53.8</td> </tr> <tr> <td>L</td> <td>H</td> <td>215.0</td> <td>70</td> <td>35</td> <td>107.5</td> </tr> <tr> <td>H</td> <td>H</td> <td>430.0</td> <td>70</td> <td>35</td> <td>215.0</td> </tr> </tbody> </table>				FS1	FS2	f_{OSC} (kHz)	f_{FRM} (Hz)	f_M (Hz)	f_{CP} (kHz)	L	L	107.5	70	35	53.8	H	L	107.5	70	35	53.8	L	H	215.0	70	35	107.5	H	H	430.0	70	35	215.0						
FS1	FS2	f_{OSC} (kHz)	f_{FRM} (Hz)	f_M (Hz)	f_{CP} (kHz)																																		
L	L	107.5	70	35	53.8																																		
H	L	107.5	70	35	53.8																																		
L	H	215.0	70	35	107.5																																		
H	H	430.0	70	35	215.0																																		
<p>f_{OSC}: Oscillation frequency f_{FRM}: Frame frequency f_M: M signal frequency f_{CP}: Frequencies of ϕ_1 and ϕ_2</p>																																							

Pin Description (cont)

Pin Name	Pin Number	I/O	Function						
STB	1	I	Input terminal for testing. Connect this terminal to Vcc.						
DL, DR	2	I/O	Data I/O terminals of bidirectional shift register.						
SHL	1	I	Selects shift direction of bidirectional shift register. <table border="1" style="margin-left: 20px;"> <tr> <td>SHL</td> <td>Shift Direction</td> </tr> <tr> <td>H</td> <td>DL → DR</td> </tr> <tr> <td>L</td> <td>DL ← DR</td> </tr> </table>	SHL	Shift Direction	H	DL → DR	L	DL ← DR
SHL	Shift Direction								
H	DL → DR								
L	DL ← DR								
M/S	1	I	Selects Master/Slave. <p>M/S = High: Master mode The oscillator and timing generation circuit operate to supply display timing signals to the display system. Each of I/O common terminals, DL, DR, M, and CL is in the output state.</p> <p>M/S = Low: Slave mode The timing generation circuit stop operating. The oscillator is not required. Connect terminal CR to Vcc. Open terminals C and R. One (determined by SHL) of DL and DR, and terminals M and CL are in the input state. Connect M, CL and one of DL and DR of the master to the respective terminals. Connect FS1, FS2, DS1, DS2, DS3, STB to Vcc. When display duty ratio is 1/8, 1/12, 1/16, 1/24, 1/32, one HD44105H is required. Use it in the master mode. When display duty ratio is 1/48, 1/64, two HD44105Hs are required. Use one in the master mode to drive common signals 1 to 32, and another in the slave mode to drive common signals 33 to 48(64).</p>						
φ1, φ2	2	O	Operating clock output terminals for HD44102CH. The frequencies of φ1 and φ2 are half of oscillation frequency.						
V1, V2, V5, V6	4		Liquid crystal display driver level power supply. <p>V1 and V2: Selected level V5 and V6: Non-selected level</p>						
VCC, GND, VEE	3		Power supply. <p>VCC – GND: Power supply for internal logic VCC – VEE: Power supply for driver circuit logic</p>						

HITACHI

4496204 0046321 T92

Block Functions

Oscillator

A CR oscillator attached to an oscillation resistor R_f and an oscillation capacitor C_f . The oscillation frequency ν varies with the values of R_f and C_f and the mounting conditions. Refer to electrical characteristics (note 10) to make proper adjustment.

Timing Generation Circuit

This circuit divides the signals from the oscillator and generates display timing signals (M, CL, and FRM) and operating clock ($\phi 1$ and $\phi 2$) for HD44102CH according to the display duty ratio set by DS1 to DS3. In the slave mode, this block stops operating. It is meaningless to set FS1, FS2 and DS1 to DS3. However, connect them to V_{CC} to prevent floating current.


Bidirectional Shift Register

A 32-bit bidirectional shift register. The shift direction is determined by the SHL. The data input from DL or DR performs a shift operation at the rise of shift clock CL.

Liquid Crystal Display Driver Circuit

Each of 32 driver circuits is a multiplex circuit composed of four CMOS switches. The combination of the data from the shift register with the M signal allows one of the four liquid crystal display driver levels V1, V2, V5, and V6 to be transferred to the output terminals.

Connection between HD44105H and HD44102CH



HITACHI

4496204 0046323 865